module top_module ( input clk, input d, output q );

    wire out1, out2;

    my_dff inst_dff1 (clk, d, out1);
    my_dff inst_dff2 (clk, out1, out2);
    my_dff inst_dff3 (clk, out2, q);

endmodule
